



IPW

PATENT
8022-1067

IN THE U.S. PATENT AND TRADEMARK OFFICE

In re application of

Tatsuya USAMI

Conf. 9832

Application No. 10/765,094

Group 2826

Filed January 28, 2004

Examiner Scott R. Wilson

SEMICONDUCTOR DEVICE WITH IMPROVED RELIABILITY
AND MANUFACTURING METHOD OF THE SAME

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In compliance with Rules 1.97 and 1.98, and in fulfillment of the duty of disclosure under Rule 1.56, the accompanying documents, copies of which are attached to this statement, are made of record on the enclosed Form PTO-1449.


A concise explanation of the relevance of these items is that these references were cited by the Japanese Patent Office in the corresponding Japanese Application Serial No. 2003-019411, filed January 28, 2003. A copy of the Japanese Official Action in which they were cited is attached hereto, with what is believed to be the pertinent portion enclosed in a wavy line. **An English translation of the enclosed portion is also attached hereto.**

Under the provisions of 37 CFR 1.97(e), the undersigned hereby certifies that each item of information contained in this Information Disclosure Statement was first

cited in any communication from a foreign Patent Office in a counterpart foreign application not more than three months prior to the filing of this Statement.

Respectfully submitted,

YOUNG & THOMPSON

A handwritten signature in black ink, appearing to read 'Robert J. Patch', written over a horizontal line.

Robert J. Patch, Reg. No. 17,355
745 South 23rd Street
Arlington, VA 22202
Telephone (703) 521-2297
Telefax (703) 685-0573
(703) 979-4709

RJP/lrs

May 6, 2005

* Abstract provided for the Examiner's convenience